

Résumé électronique → digital

Asic

Application specific integrated circuit

→ billions of transistors

→ long design

→ cost a lot : 100k ... 5M

⇒ high volume markets


⇒ birth of programmable logic (also an Asic)

PAL (programmable array logic)

Based on canonical form


$$Q = ABC + \bar{A}\bar{B}C + A\bar{B}\bar{C}$$

Sum of product approach







⊕ Fixed delay, low power, non volatile

⊖ One time programmable (blown-fuse)



GAL (generic array logic)


Replace fuse with E² (Electrical erasable) switches



⊕ Program last 20 years
Reprogrammed 10k times

⊖ No sequential logic

Add programmable flip-flop to add sequential ability



Sequential setting


▶ CPLD (complex programmable logic device)

Sum of product approach

The routing array is a matrix of connections from macro-cells to macro-cells and outside. Each cross point has a E²-switch.

I/O Block (IOB)

connect to the outside



⊖ Hard to scale the routing array


▶ FPGA (Field programmable gate array)

D-Flipflop shift register + MUX = LUT

⊕ Very scalable, flexible architecture
very fast, mega parallelism

⊖ Volatile (lose power = reconfigure)
⇒ bit file

$$X = A \cdot (B \oplus C) + D \cdot \bar{C}$$



Avec plus de variable on peut utiliser un LUT comme multiplexeur.

▶ VHDL Process (mainly simulation purpose)

δ-iterator is used to iterate until a stable signal is found

⇒ even-driven simulation → "sensitivity" concept of

⇒ to reduce calculation we use explicit processes



Explicit process will only trigger on events of the signals in its sensitivity list.

Trigger by event ← fire event

↳ ① $Y = Y_{\delta}$

② $IN = IN_{\text{sevent}}$

③ Iterate until stable



Formulaire électronique NUMÉRIQUE



Logique combinatoire

Quelques propriétés

$$A \cdot A = A \quad A \cdot \bar{A} = 0$$

$$A + A = A \quad A + \bar{A} = 1$$

$$A \oplus A = 0 \quad A \oplus \bar{A} = 1$$

$$A \oplus 0 = A \quad A \oplus 1 = \bar{A}$$

$$A \oplus 1 = \bar{A} \quad A \oplus B = B \oplus A$$

$$y = 1 \rightarrow \text{minterms}$$

$$y = 0 \rightarrow \text{maxterms}$$

$$\text{XOR} \quad A \oplus B = (A \cdot \bar{B}) + (\bar{A} \cdot B) = (A+B) \cdot (\bar{A} + \bar{B})$$

$$\text{XNOR} \quad \overline{A \oplus B} = A \cdot B + \bar{A} \cdot \bar{B}$$

$$A \cdot (A+B) = A \quad \text{De Morgan}$$

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

$$\overline{A \oplus B} = \bar{A} \oplus B = A \oplus \bar{B}$$

Logique séquentielle



Bascule ASYNCHRONE

Bascule set-reset

Set-Reset Latch with Set priority:

R	S	Lamp
0	0	Lamp
-	1	1
1	0	0



$$\text{Lamp} = S + \bar{R} \cdot \text{Lamp}$$



Set-Reset Latch with Reset priority:


R	S	Lamp
0	0	Lamp
0	1	1
1	-	0

$$\text{Lamp} = R + \bar{S} \cdot \text{Lamp}$$



D-Latch

E	D	Q
1	0	0
1	1	1
0	-	Q




$$Q = \bar{E} \cdot Q + E \cdot D$$

BASCULE SYNCHRONE


Sensible aux Flancs (Montant)

D-FlipFlop:

C	Q
1	D
0	Q



Horloge




$$T_p = T_1 + T_0$$

$$\text{duty-cycle} = \frac{T_1}{T_p}$$

Comportement NON-idéal

- Chaque porte a un délais
- Pas de "Gated clock"



- ▶ Let's look at one positive edge.
- ▶ There are two time regions, the setup time t_{setup} , and the hold time t_{hold} ; D must kept stable in this period, otherwise:
- ▶ The D-flipflop goes in metastability, and it settles at either 1 or 0, independent of the value of D!

SYSTÈMES DE NOMBRES

signe-magnitude :

MSB pour le signe, le

reste décrit le nombre

Complément à 1

Positif: comme signe-Magn.

Négatif: INVERSION totale

$$\Delta \exists +0 \text{ et } -0$$

Complément à 2

Complément à 1

$$+1$$



Excess-N

Nombre X_B

$$X_{EN} = X_B + N$$

Méthode de Karnaugh

1. A partir d'une table de vérité à N variable, dessiner un diagramme avec 2^N cases et répartir les variables.
2. Remplir les cases selon la table de vérité.
3. Identifier les groupes valides
4. Sommer les expressions des groupes




Machine à états finis

1. Diagramme des états

A. définir les états

B. définir les transitions et leurs conditions

- Les conditions sont des combinaisons d'inputs
- L'horloge n'est jamais une condition



Complétude

Au moins une transition active possible

2. Complétude et consistance

C. Vérifier la complétude et la consistance de chaque état

- Comparer les expressions de transition avec la TT

D. Rendre les états complets et consistants si besoin


Consistance

Au maximum une transition active à la fois

3. Codage

E. Coder X états sur N bits, $N \geq \left\lceil \frac{\ln(X)}{\ln(2)} \right\rceil$

- Le codage influence le type de machine




F. Traiter les états phantômes et le POR (si pas encore fait)

- ⚠ Complétude et consistance


G. Créer les logiques de transition et de sortie

Logique de sortie



Logique de transition



Circuit POR Asynchrone - définir état au reset



Simulation: δ -iterator



δ	s_Q_δ
0	u
1	0
2	0

- At the event process 2 is triggered as it is sensitive to reset.
- At this moment two things happen, namely:
 - ➔ A sequential δ -iterator is initialized for all signals in the process left of the $\leq$ operator. The initial value is the one seen before the event.
 - ➔ Then the process is evaluated for the values seen at the event (new value).
- So, one δ -step is taken, determining the resulting value of the event.
- As $s_Q_{\delta=1} \neq s_Q_{\delta=0}$ a resulting event is "fired" triggering process 1 and 3.
- Another δ -step is taken. As now $s_Q_{\delta=2} = s_Q_{\delta=1}$ a new stable situation is found, and s_Q is assigned the value of $s_Q_{\delta=2}$

Simulation: δ -iterator

Tr=Triggered by an event, Fi=Fire an event, St=Stable

δ	$Q \leq s_Q;$				$s_Q \leq \text{reset NOR } s_Y;$				$s_Y \leq \text{set NOR } s_Q;$			
	Tr	Q_δ	Fi	St	Tr	s_Q_δ	Fi	St	Tr	s_Y_δ	Fi	St
0		u		X	X	u				u		X
1				X		0	X					X
2	X					0		X	X			
3		0	X					X		1	X	
4		0		X	X					1		X
5				X		0		X				X

- The initial situation at the event for the whole system.
- Process 2 fires a resulting event.
- Process 1 and 3 get triggered by the resulting event.
- Process 2 gets triggered by the resulting event of process 3.
- A new stable situation is found, hence the last values assigned are the resulting values.

Explicite Process Body

- To understand the behavior of an explicit process we have to remember the δ -iterator.
- What happened in simulation:
 - ➔ An event triggers the simulator.
 - ➔ All output signals are replaced by their δ -representatives (e.g. Y_δ).
 - ➔ All input signals are replaced by their δ_{event} -representatives (e.g. A_{δ_e}).
 - ➔ The simulator takes δ -iteration steps determining eventual new values for the δ -signal-representatives (e.g. Y_δ).
 - ➔ This δ -iteration continues until a new *stable* situation is found.
 - ➔ All signals are assigned the value of their latest δ -representative (e.g. $Y = Y_\delta$).
- The sequential nature of this δ -evaluation is used in the body of an explicit process.

VHDL snippet:

```
example : PROCESS (A,B) IS
BEGIN
(1) Zδ <= NOT (Aδe);
(2) Zδ <= '0';
(3) Zδ <= NOT (Aδe) AND Bδe;
(4) Zδ <= Aδe NOR Bδe;
END PROCESS example;
```

sensitivity list

- To understand the behavior of the process we have to put it in the δ -iterator form.
- The moment we have an event on either A or B all input signals are transformed into their δ_{event} -representatives (e.g. A_{δ_e} , B_{δ_e}).
- On each δ -iteration the simulator will determine eventual new values of the δ -representatives (in this case Z_δ).
- Within an explicit process this calculation is done by execution one line after the other (hence line (1), then (2), etc.).
- Only at the very end of the process the final value of the δ -representatives (in this case Z_δ) is known for the current iteration.

VHDL snippet:

```
exercise : PROCESS (A,B,C) IS
BEGIN
(1) IF (Aδe = '1') THEN
(2) Xδ <= Bδe;
(3) Yδ <= Cδe;
(4) ELSE
(5) Xδ <= Cδe;
(6) END IF;
END PROCESS exercise;
```


- Let us review this exercise.
- We put it in the δ -iterator representation.
- We see that X_δ is always assigned a value. Either in line (2) when $A_{\delta_e} = '1'$, or in line (5) when $A_{\delta_e} = '0'$. X represents, therefore, combinational logic.
- We see also that Y_δ is only assigned a value in line (3) when $A_{\delta_e} = '1'$. If $A_{\delta_e} = '0'$, Y_δ is not assigned a new value meaning that $Y \leq Y_{\delta_e}$; the signal retains its "old" value, we have memory. In this case we have the behavior of a D-latch.

Explicit Processes

Implicit form:

VHDL snippet:

```
Z <= A NAND B;
```




A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0


Explicit form:

VHDL snippet:


```
test : PROCESS ( B ) IS
BEGIN
Z <= A NAND B;
END PROCESS test;
```




Medvedev FSM



Moore FSM



Mealy FSM



Moore FSM with datapath

